S SmartDocs
系列: RISC V Hardware bash 44 行 · 更新于 2026-07-04

run_tests.sh

RISC_V_Hardware/verilog/run_tests.sh

#!/bin/bash
# ============================================================
# run_tests.sh -- assemble all test programs and run them on
# both the single-cycle and the pipelined RV32I cores.
# Requires: python3, iverilog/vvp
# ============================================================
set -e
cd "$(dirname "$0")"
mkdir -p sim

RTL_COMMON="rtl/alu.v rtl/regfile.v rtl/imm_gen.v rtl/control.v rtl/branch_unit.v rtl/imem.v rtl/dmem.v"

echo "== assembling test programs =="
for s in sw/*.s; do
  base=$(basename "$s" .s)
  python3 tools/asm.py "$s" "sim/$base.hex"
done

cd sim
FAIL=0
for hex in test_basic.hex test_hazard.hex; do
  for core in single_cycle pipeline; do
    if [ "$core" = "single_cycle" ]; then
      CORE_RTL="../rtl/riscv_single_cycle.v ../rtl/top_single_cycle.v"
      TB="../tb/tb_single_cycle.v"
    else
      CORE_RTL="../rtl/riscv_pipeline.v ../rtl/top_pipeline.v"
      TB="../tb/tb_pipeline.v"
    fi
    RTL=""
    for f in $RTL_COMMON; do RTL="$RTL ../$f"; done
    echo "== $hex on $core =="
    iverilog -g2012 -o run.vvp -DMEMFILE=\"$hex\" $RTL $CORE_RTL $TB
    vvp run.vvp > run.log 2>&1 || true
    if grep -q "^PASS" run.log; then
      grep "^PASS" run.log
    else
      echo "** FAILED: $hex on $core"
      grep -E "FAIL|TIMEOUT" run.log || true
      FAIL=1
    fi
  done
done
exit $FAIL
← 上一页

top_single_cycle.v

 下一页 →

test_basic.s

相关文章

RISC V Hardware bash 更新于 2026-07-04

build.sh

build.sh — bash source code from the RISC V Hardware learning materials (RISC_V_Hardware/build.sh).

阅读文章 →
RISC V Hardware latex 更新于 2026-07-04

style.tex

style.tex — latex source code from the RISC V Hardware learning materials (RISC_V_Hardware/latex/common/style.tex).

阅读文章 →
RISC V Hardware verilog 更新于 2026-07-04

alu.v

alu.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/alu.v).

阅读文章 →
RISC V Hardware verilog 更新于 2026-07-04

branch_unit.v

branch_unit.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/branch_unit.v).

阅读文章 →
RISC V Hardware verilog 更新于 2026-07-04

control.v

control.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/control.v).

阅读文章 →
RISC V Hardware verilog 更新于 2026-07-04

dmem.v

dmem.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/dmem.v).

阅读文章 →