Série: RISC V Hardware verilog 20 lignes · Mis à jour 2026-07-04

imem.v

RISC_V_Hardware/verilog/rtl/imem.v

// ============================================================
// imem.v -- instruction ROM, loaded from hex file
// ============================================================
`timescale 1ns/1ps

module imem #(
    parameter WORDS    = 1024,
    parameter MEMFILE  = ""
)(
    input  wire [31:0] addr,
    output wire [31:0] instr
);
    reg [31:0] mem [0:WORDS-1];
    integer i;
    initial begin
        for (i = 0; i < WORDS; i = i + 1) mem[i] = 32'h00000013; // nop
        if (MEMFILE != "") $readmemh(MEMFILE, mem);
    end
    assign instr = mem[addr[31:2]];
endmodule

← Précédent

dmem.v

imm_gen.v

Articles liés

RISC V Hardware bash Mis à jour 2026-07-04

build.sh

build.sh — bash source code from the RISC V Hardware learning materials (RISC_V_Hardware/build.sh).

Lire l'article →

RISC V Hardware latex Mis à jour 2026-07-04

style.tex

style.tex — latex source code from the RISC V Hardware learning materials (RISC_V_Hardware/latex/common/style.tex).

Lire l'article →

RISC V Hardware verilog Mis à jour 2026-07-04

alu.v

alu.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/alu.v).

Lire l'article →

RISC V Hardware verilog Mis à jour 2026-07-04

branch_unit.v

branch_unit.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/branch_unit.v).

Lire l'article →

RISC V Hardware verilog Mis à jour 2026-07-04

control.v

control.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/control.v).

Lire l'article →

RISC V Hardware verilog Mis à jour 2026-07-04

dmem.v

dmem.v — verilog source code from the RISC V Hardware learning materials (RISC_V_Hardware/verilog/rtl/dmem.v).

Lire l'article →